Efficient Interconnect Design with Novel Repeater Insertion for Low Power Applications
نویسندگان
چکیده
Length of interconnect and number of repeaters are increasing with the advancement in VLSI Technology. Requirement of repeaters is increasing as the length of interconnect is increasing. The power delay product and frequency of operation plays significant role in designing of repeater. Performance of earlier conventional repeater with the proposed sub-threshold grounded body (STGB) bias repeater for various lengths of interconnects is analyzed. The simulation results shown in the paper indicates that the STGB bias repeater circuit operates in medium frequency range with better power-delay product as compared with the previous repeater. The temperature sustainability and performance with the variation of aspect ratio is also better for STGB bias repeater. Reduction of overall delay, power dissipation as well as operation of the repeater at higher frequencies can lead to the better performance of the VLSI chip in sub-threshold region.
منابع مشابه
A Novel Low Power High Dynamic Threshold Swing Limited Repeater Insertion for On-chip Interconnects
In Very Large Scale Integration (VLSI), interconnect design has become a supreme issue in high speed ICs. With the decreased feature size of CMOS circuits, on-chip interconnect now dominates both circuit delay and power consumption. An eminent technique known as repeater/buffer insertion is used in long interconnections to reduce delay in VLSI circuits. This paper deals with some distinct low p...
متن کاملArea-Efficient Timing Optimization
LGR (Logic Gates as Repeaters) – a methodology for delay optimization of CMOS logic circuits with RC interconnects is described. The traditional interconnect segmentation by insertion of repeaters is generalized to segmentation by distributing logic gates over interconnect lines, reducing the number of additional, logically useless inverters. Expressions for optimal segment lengths and gate sca...
متن کاملInterconnect Delay Model for Wide Supply Voltage Range Repeater Insertion in Sub-22 nm FinFET Technologies
Energy efficiency has been a primary focus over the past decade. Energy saving techniques such as dynamic voltage and frequency scaling, power gating, and many-core systems-on-chip, have been extensively studied. These techniques, however, struggle to deliver desired energy efficiencies while failing to exploit wide supply voltage ranges in mobile sub-22 nm microprocessors. Additionally, scalin...
متن کاملA Power-Optimal Repeater Insertion Methodology for Global Interconnects in Nanometer Designs
This paper addresses the problem of power dissipation during the buffer insertion phase of interconnect performance optimization. It is shown that the interconnect delay is actually very shallow with respect to both the repeater size and separation close to the minimum point. A methodology is developed to calculate the repeater size and interconnect length which minimizes the total interconnect...
متن کاملRepeater Design to Reduce Delay and Power in Resistive Interconnect
In large chips, the propagation delay of the data and clock signals can limit performance due to long resistive interconnect. The insertion of repeaters alleviates the quadratic increase in propagation delay with interconnect length while decreasing power dissipation by reducing short-circuit current. In order to develop a repeater design methodology, a timing model characterizing a complementa...
متن کامل